skills/gf-summary/SKILL.md
Summarize Verilator/lint output in a readable format
npx skillsauth add codejunkie99/gateflow-plugin gf-summaryInstall this skill globally with one command. Works with Claude Code, Cursor, and Windsurf.
3 of 9 scanners reported clean
Some scanners were skipped, did not run, or reported a non-clean status. Review each row below.
Summarizes Verilator lint and simulation output into a clean, readable report.
When invoked, analyze the most recent Verilator output or run a new lint check and present results as:
## Lint Summary: <filename>
| Status | Count |
|--------|-------|
| Errors | X |
| Warnings | X |
| Clean | Yes/No |
### Issues Found
#### Errors
- **Line X**: <error description> - <fix suggestion>
#### Warnings
- **Line X**: <warning description> - <fix suggestion>
### Recommendations
1. <prioritized fix>
2. <next fix>
Activate when user says:
Input: Verilator output with WIDTH and UNUSED warnings
Output:
## Lint Summary: sync_fifo.sv
| Status | Count |
|--------|-------|
| Errors | 0 |
| Warnings | 2 |
| Clean | No |
### Warnings
- **Line 15**: WIDTH - Signal 'count' width mismatch (8 vs 4 bits)
- Fix: Change `logic [7:0] count` to `logic [3:0] count`
- **Line 32**: UNUSED - Signal 'debug_flag' is never used
- Fix: Remove the signal or add `/* verilator lint_off UNUSED */`
### Recommendations
1. Fix WIDTH warning first (affects functionality)
2. Clean up UNUSED signals
/gf-summary # Summarize last lint output
/gf-summary sync_fifo.sv # Run lint and summarize for specific file
When given a file path, run:
verilator --lint-only -Wall <file> 2>&1
Then parse and present the summary.
tools
GateFlow release readiness workflow. Validates plugin manifests, marketplace metadata, docs index coverage, root mirrors, release notes, and component counts before a version tag is created. Use when preparing, checking, or cutting a GateFlow plugin release.
testing
Testbench verification best practices and patterns. This skill should be used when the user needs testbench architecture guidance, verification methodology, or wants to write professional-quality testbenches. Example requests: "testbench best practices", "how to structure TB", "verification patterns"
testing
Primary SystemVerilog/RTL orchestrator for GateFlow. Routes to specialist agents, runs verification, and iterates until working. Use when the user wants to create, test, fix, or implement any RTL design — FIFO, UART, AXI, state machines, or any digital hardware module.
development
Terminal visualization for GateFlow codebase maps. Renders module hierarchies, FSM state diagrams, and module detail cards as interactive ASCII/Unicode art. Example requests: "visualize the codebase", "show hierarchy", "show FSM", "show module detail"